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This report was prepared as an account of work
sponsored by the United States Government.
Neither the United States nor the United States
Department of Energy, nor any of their employees,
nor any of their contractors, subcontractors, or
their employees, makes any warranty, express or
implied, or assumes any legal liability or re-
sponsibility for the accuracy, completeness or
usefulness of any information, apparatus, product
or process disclosed, or represents that its use
would not infringe privately owned rights.
PREFACE
The information presented in this report on
silicon wafer surface texturizing represents the work
performed from December 14, 1978 through July 31, 1979
by Sensor Technology, Inc., in Chatsworth, California.
The program was directed by Sang S. Rhee. Contributors
to this work include: Gregory T. Jones, Sang S. Rhee,
Sanjeev R. Chitre and Kimberly L. Allison.
The JPL technical program manager was
David Moffett.
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An in-depth study of silicon wafer surface
texturizing was conducted in this program. The work
discussed in this final report covers four tasks. Task
(1) investigated a low-cost cleaning method that utilized
recycled Freon in an ultrasonic vapor degreaser to
remove organic and inorganic contaminants from the surface
of silicon wafers as received from silicon suppliers.
Task (2) demonstrated the use of clean dry air and high
throughput wafer batch drying techniques to lower the
cost of wafer drying. Task (3) examined the two stage
texturizing process for suitability in large scale produc-
tion. Task (4) performed an in-depth gettering study with
the two stage texturizing process for the enhancement
of solar cell efficiency, minimization of I-v curve dis-
persion, and improvement in process reproducability.
The 10 % efficiency improvement goal was exceeded
for the wafer surface texturizing study for the near term
implementation of flat plate photovoltaic cost reduction.
Production solar cells were produced with 18.3 % higher
efficiencies than similar solar cells without texturization.
Gettering in combination with a two-stage textur-
izing process had a significant effect on solar cell batch
electrical performance. An 11.8 t average batch efficiency
improvement was observed for lo g: temperature intermediate
gettered solar cells over texturized (no gettering) solar
cells.
^_#	 -ii-
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The wafer cleaning cost reduction goal for the
wafer surface texturizing study was achieved. The
cleaning materials cost was reduced from 3.7 cents per
peak watt (1975 cents) to less than 0.7 cents per peak
watt.
The texturizing process cost including cleaning,
drying, and texturizing, amounted to 1.26 cents per
peak watt. The gettering cost, which used recycled
POC1 3 ,was found to be .97 cents per peak watt. These
costs are in line with the 1986 DOE/JPL Low-Cost Solar
Array Project goal.
r
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INTRODUCTION
Initial work on the silicon wafer surface
texturizing for the improvement of solar cell
efficiency by Sensor Technology was performed under
ERDA/JP";' Contract No. 954605 (1) under the title
"Development of Low-Cost, High Energy-Per-Unit-Area
.
	
	 Solar Cell Modules". It was concluded from this
program that solar cell efficiencies undergo a
definite improvement using the texturizing process.
A high degree of consistency and reproducibility
was achieved, thus making the process suitable for
production.
The texturizing process was manually
operated and consisted of five steps. They are:
(1) wafer surface cleaning, (2) surface texturizing,
(3) four stage cascade rinse, (4) final cleaning
and (5) final rinse/spin dry.
The total process cost accumulated during
this multi-step manual procedure is 18.15 cents per
*
peak w,*t in 1975 cents.	 The total automated process
* Recently DOE chose the base year 1980. All cost
in this report can be converted to 1980 cents by
Multiplying the 1975 costs by the conversion
factor 1.40.
-1-
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cost,	 which includes the replacement of the
rinse/spin dryer with a conveyorized forced clean
air dryer tunnel system, is 6.39 ;gents per peak
watt.
The reductions in labor and material
costs by automation were considerable but further
reductions are necessary in order to meet the
1966 JPL/LSA price goal, which is not at 50 cents
per peak watt in 1975 cents for the completed solar
cell module. it is estimated that the silicon
wafer surface texturizing process costs will have
to be reduced to less than 2 cents per peak watt
to be in line with the 1986 JPL/LSA price goal.
The general approach of this program is
to reduce the cost of the wafer surface texturizing
process which includes the cleaning, rinsing, and
drying operations of silicor. wafers as received from
manufacturers, and to develop a two stage texturizing
process with gettering to enhance t he solar cell
efficiency.
The specific goals for this study of wafer
surface texturizing for near term implementation of
flat plate photovoltaic cost reductions are: (1) Reduce
** The automated process study was performer: by
Sensor Technology under p0E/JPL Contract. No.
954865 under the title "Phase 2 Array Automated
Assembly Task," Quarterly T•^chnical report. No. 2,
March 1978.
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the cleaning materials cost from 3.7 cents per peak watt
to less than 0.7 cents per peak watt, and (2) produce
production solar cells with 10% higher efficiencies than
similar solar cells without texturization.
The work in this program was performed in
four tasks. Task (1) investigated a low-cost cleaning
method to remove organic and inorganic contaminants
from the surface of silicon wafers as received from
the silicon suppliers. Task (2) involved the use of
clean dry air and high throughput wafer batch drying
techniques to lower the cost of wafer drying. Task (3)
examined the two stage texturizing process for suitability
in large scale production. Task (4) performed an in-
depth gettering study with the two stage texturizing process
for the enhancement of solar cell efficiency, minimization
of I-V curve dispersion, and improvement in process
reproducibility.
All the tasks were performed on a production scale
as opposed to a laboratory scale. Production equipment
was utilized throughout the investigations. The data was
examined primarily to determine general trends and process
characteristics which are applicable for near term imple-
rientation in large scale production.
Y	 ;
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TECHNICAL DISCUSSION
TASK (1) LOW COST WAFER CLEANING
The major objective of the cleaning process
is to remove organic and inorganic surface contaminants
from silicon wafers received directly from the wafer
manufacturer. Conventional wet chemical cleaning
techniques which utilize trichloroethylene or methanol
are not cost effective in meeting the 1956 LSA price
goals. In view of this circumstance, wafer surface
cleaning with recycled Freon TMS was pursued as a
candidate procedure for low cost wafer cleaning.
The technology required for Freon TMS
recycling is well developed. A model DS-10R-3 Ultra-
sonic Vapor Degreaser manufactured by Delta Sonics
in Long Beach, California, was selected on the basis of
performance, capability and cost. The schematic diagram
of this equipment is shown in Figure 1. The major system
components include an ultrasonic processing tank, two
boiling tanks, and a vapor zone. The cleaning chemical
(Freon) is boiled in the boiling tank (2), with a sub-
merged heater. A condensor coil in the vapor zone condenses
the vapor, which is subsequently collected at the water
separator. The water separator separates the water from
the chemical solvent, which is then pumped into the
ultrasonic tank through a filter. The chemical solvent
-4-
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-5-
iwill consecutively flow through boiling tanks (1)
and (2), since these tanks are constructed as a
cascade system.
The performance of the ultrasonic vapor de-
greaser was verified by running multiple batches of wafers
through the sequence and checking the product for both
cleanliness and electrical characteristics. They were
found to be comparable to wafers processed by conventional
wet chemical techniques. The system has now been incor-
porated into the standard production line because of the
results of these tests. To verify the cost effectiveness
of wafer cleaning with Freon TMS recycling, an in-depth
SAMICS cost analysis was performed for this process and is
presented in the section on Process/Equipment Cost
Analysis.
-6-
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TASK (2) LOW COST WAFER DRYING
The objective of this task is to lower the
cost of wafer drying by: (1) using low cost clean air
drying and (2) using high throughput wafer batch drying.
a) Low Cost Clean Air Drying
A clean air drying method was investigated
in an effort to reduce the wafer drying cost by
replacing dry nitrogen, an expensive inert gas, with
filtered dry air. The wafer drying equipment utilized
in this task consisted of two components. The first
component is an air cleaning unit that reduces the
moisture content of the air and filters dust particles.
The second component is an experimental wafer drying
system which dries wafers by means of an air jet.
A refrigerated air dryer and air line filter
manufactured by Arrow Pneumatics, Inc., Mundelein, Illinois
were selected for supplying clean compressed air to the
wafer drying system. The dryer is model no. A-50 with
a 50 SUM capacity using an R-12 refrigerant and a
maximum working pressure of 175 psi. The filter is
model no. Oilescer-3308 with a particle size limit of
0.01 micron and a maximum pressure drop at 50 psi. of 2 psi.
A special feature of the Arrow system is
a patented tube in the main heater exchanger tube,
which contains an inner finned tubing to create tur-
bulence for heat transfer and self cleaning action.
The use of the Arrow Refrigerated Air Dryer prior to
the use of the Arrow Filter, maximizes the performance
and lifetime of the filter element. The primary
function of the Arrow Air Filter is to remove harmful
contaminants such as condensed moisture, pipe scale,
dirt and rust from the incident air stream.
After the system was installed at Sensor
Technology, Inc., wafers were processed in large scale
production quantities to check the clean air system per-
formance capability. It was demonstrated that the lower-
cost clean dry air system can replace the higher cost
dry nitrogen system without any observable effects on
the solar cell electrical performance.
b) High Throughput Wafer Batch Drying
Two wafer batch drying procedures were
examined for high throughput. Both drying procedures
involved heating a batch of fifteen three inch diameter
wafers in a standard Teflon carrier in D.I. water to
a designated temperature followed by removal for
drying onto a clean table top. The drying methods
differed in that the first rethod used natural air
E
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convection drying and the second method used forced
hot air drying. The investigation was carried out
with surface etched and texturized silicon wafers.
The natural air convection drying
experiments led to the following temperature versus
time observations. At an initial wafer temperature
of 950C {the wafers were removed from the D.I. water
bath at 950C} the surface etched and texturized
silicon wafers dried in twenty -three minutes and
nine minutes respectively. No indication of spotting
was observed on the wafer surfaces. At an initial
wafer temperature of 85 O the surface etched and
texturized wafers showed evidence of residual water
droplets after a time of 35 minutes. It is apparent
from these experiments that natural air convection
drying is not cost effective due to the long drying
time required.
Forced air blow drying experiments were
performed in order to see if a low cost high throughput
wafer drying method was feasible. A Dayton heat gun,
model no. 22387 was used to simulate a forced air
drying tunnel system. The heat gun is rated for a
flow rate of 18.5 CFM at 150 O and an air speed of
1200 feet per minute.
k	 i
k
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The results of the forced air drying
experiments are given in Figure 2. This method was
found to dry the silicon wafers completely down to
a temperature of 650C. A forced air drying tunnel
system was found to be cost effective at an initial
wafer temperature of 80 00. A cost analysis on wafer
drying is presented in the section on Process/
Equipment Cost Analysis.
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TASK (3) TWO-STAGE TEXTURIZING PROCESS
Wafer surface texturizing involves the use
of orientation dependant etches that reduce front surface
solar cell reflection losses. The surface macrostructures
produced by anisotropic sodium hydroxide etching have
been found to significantly improve solar cell photo-
voltaic energy conversion efficiency. (1-8)
A two-stage texturizing process was
developed which utilizes two NaOH and D.I. water etching
solutions consisting of 10% NaOH by weight to D.I. water
and 1% NaOH by weight to D.I. water, respectively. (1)
Under laboratory conditions, where the initial wafer
surface characteristics, i.e. surface contaminants, saw
marks and chips are controlled, the processing time
for each step was found to be five minutes. These
wafers are typical of those received from a single
supplier and are not severely contaminated or surface
damaged.
In large scale production, where currently
the wafer surface characteristics are not controlled,
the processing time was found to be variable and to
require more than five minutes for each etching step.
These wafers are typically received from more than one
supplier and may have surfaces which are severely
contaminated and damaged.
-12-
Silicon wafers , which were cleaned by
the low-cost clewing process in Task 1, developed
uniform surface macrostructures after undergoing
the two-stage texturization process. I';.^wever,
an optimum etching time for a given characteristic
batch of silicon wafers was not obtained in this
task. Analysis of as -cut silicon wafer surface
characteristics versus optimum etching time in
large scale production is beyond the scope of this
program. It is recommended that a study be made
on silicon wafer surface characteristics versus
etching time in large scale production.
-13-
TASK (4) GETTERING WITH TWO-STAGE TEXTURIZING
The gettering method used in this task
consisted of heating silicon wafers in the presence
Of POC1 3
 to grow a phosphosilicate glass layer on
the silicon surface folinwed by etching off the
glass layer. Phosphosilicate glass gettering has been
used for some time to remove unwanted electrically
(9)
active impurities from silicon wafers.
	 It is the
purpose of this study to determine whether phos-
phosilicate glass gettering during solar cell
fabrication will serve to improve solar cell efficiencies.
The gettering process as described above, is
ideally suited to be performed in conjunction with
Sensor Technology's two st-:ge texturization process
(see Task 3), since either the one percent or ten
percent NaOH etching steps performed in this process
sequence would remove the gettered surface. Conse-
quently, a series of experiments were carried out to
study the gettering effect in conjunction with the
Y	 two stage texturizing process on silicon solar cell
electrical performance.
The overall program plan for the gettering
task hua three main objectives, which were: (1) to
increase the average gettered solar cell efficiency
with respect to the average efficiency of a controlled
batch of ungettered solar cells, (2) to minimize the
k:
I-V curve dispersion for any batch of solar culls,
z_ and (3) to develop a reproducible gettering process.
The experimental approach in this prograir
was directed toward analysis of five parameters,
which are: (1) gettering step placement with respect
to the two stage texturizing process, (2) gettering
temperature, ( 3) silicon wafer material quality,
(4) silicon wafer size, and (5) recycled gettering.
a)	 Preliminary Experiments "Series P"
Preliminary experiments were performed
to investigate the gettering temperature and placement
within the solar cell process. 	 Four sample batches,
which are designated "Series P", each consisting ofi.
I^
twenty-five 3.35 inch 05m) diameter silicon wafers
were processed.	 The solar cells were processed with
Sensor Technology ' s standard two stage ( 100/18 NaOH)
texturizing process sequence, POC1 3 diffusion step,
electroless nickel plating step, aluminum back
surface, solder and no A.R. coating. 	 All solar cells
have identical parallel trac). grid patterns.	 The
solar cells wens tested under a tungsten light source
(G.E. Quartzline Lamp DIIY, .2SPO°K calibrated at
100 mW/em2 at 280C).
-15-
Electrical Performance data for Batches
P-1 through P-4 were determined from the corresponding
experimental I-V curves presented in Figures 3 through
6 respectively, and are summarized in Table 1.
Batch P-1 was not gettered and is designated
as the control batch. From Figure 3, it is clear that
Batch P-1 has a very large efficiency and fill factor
dispersion which are designated in Table 1 by 61/1	 M
and dFF/FF M. The lowest solar cell I-V curve
in Figure 3 was not included in the calculations.
Batch P-2 underwent a high temperature
(10000C, 35 min) intermediate Bettering step (getterinc
between the 10% NaOH and 1% NaOH seeps in the two stage
texturizing process sequence). Figure 4 clearly shows
that Batch P-2 also has a very large efficiency and fill
factor dispersion. However, the average efficiency
(a weighted average efficiency) of Batch P--2 is higher
than the nongettered Batch P-1.
Batch P-3 was pregettered (gettered prior
to the two stage texturizing process) at 8750C,
35 minutes. The I-V curves for the pregettered molar
cells are shown in Figure S. The average efficiency
is higher and the efficiency and fill factor dispersion
is smaller than the nongettered control Batch P-1.
The pregettered batch is also characterized by two
very low I-V curves which were not included in the
dispersion calculations.
-16-
F'.
:.000 ^_
J
1.700I_
I
yII
I.fDo i
F2 W
a:
60
4C i—
.700L_
1DO	 Dp	 I',	 a •o
.61:0
VOLTA,-,F
	 (Volts)
Fi-jure	 3: Electrical per' ,;rmncc curves
	 :Or	 3.1. r.	 dratcxturized erlar cells,
	 Patch P-1.
+Fret
1.600 r- ``^`
I . boc
RETRODUCIBILITY OF THE
ORIGINAL PAGE IS POOR
1
I
I.bob
2	 h•
H
W
v
-	 .r•pUh_i.	 II
1.7011
1.1.'.
.•^^	 .tOU
	
.300
	
.IOU
	 ,SOJ 6n0
t'OLTAIE ( r'O]ts1hl care n; 1'lrctncal uer fc"* rce cuzves for ?,35 loth ',,anetezini.er^:M tat« qet t oted ;POC13,
solar tolls, Patch P-:,
^- i ^- -- -T -1
`\	 I
1.000 4
1.700
1.700 -
1. QOtl .
V1, I--
706_-
S
F
zrr
1 i
F igure 5:
	 Clect,tcal Pe • Formar, a curves F,^	 5 ir,•1P regettered WTI i , A'S",-1 $list 
. e;is, oar h t
	 _
••	 .tUU
	 10:	 ,100
	 .`'^D
	
.600
VOLTA !F
I.iral F •. rfrrnance r •irres for 1.I ,
 Inch ! :e^etrr
..iete geitered (P')C1
	
:-,ter-3, b"" nclar cells, Pet-h 1-4.
REPRODUCIBILITY	 ^- - - -
0 IGINAL PAGE I3 POOR
^t
	
k	 1.600 _	 1.
	
i	 1.600	 1.
1-
	
f	 3
	
z	 `	 -
i_..s
1 . C.00
-	
...^
	
•80
600—
.20
.100	 .200	 .300	 .400	 .500	 ,600
VOLTAGE (Volts)
Figure 3: Electrical performance curves for 3 . 35 inch diameter
texturized solar cells, Batch P-1.
,	 ---T---(—	 ? -- -- .1	 --) -- --^
F
II 1
1
.200- .: aG• -- —
1
.100 .200	 .300	 .400	 .500	 .6';0 .100	 .200	 .100	 .400 .500	 .600
VOLTAGE (Volts) VOLTAGE	 (Volts)
Figure St	 Electrical performance curves for 3.35 inch diamcrrr .arc 6:	 Glcctrical performance curvet for 3.35 inch diameter inter-
Pregettered (POC13, 8750C) solar calls, Batch P-3. 	
—17- mediate gettered	 ( POC13, 8750C)	 solar Celle,	 Batch P-4.
'w
Q'
i
.a
.100
	
200	 300	 .400	 500	 .600
VOLTAGE (Volts)
Figure 4, Electrical performance curves for
.3 . 35 inch Diameter
intermediate gettered (POC13,1000°:) solar cells, Batch P-2.
1.6
1.4
1.2
1.0
1.e00
1.400
1.200
1.000
TABLE 1. SOLAR CELL ELECTRICAL PERFORMANCE RESULTS
SHOWING THE EFFECTS OF TEXTURIZING AND LETTER-
ING 3 . 35 INCH ( 85MM) DIAMETER SILICON MATERIAL.
Batch I	 (a)
sc
V	 (v)
oc
I	 (a) V	 (v) '1 ($) FF ^t	 (%)71
oFF (%)
FFpp pp
P-1
	
Controlled cell, std. two step. tex., std. POC1 3 diff., nickel
plated with an aluminum back and no A.R. coating.
High 1.72 .570 1.46 .415 11.02 .618 10.87 6.73
Low 1.59 .560 1.04 .400 7.56 .467 23.94 -19.34
Wt. Ave.1 1.67 1	 .565 1 1.35 1	 .405 9.94 1	 .579
P-2	 Intermediate Gettering ( 10000C, 35 min).
High 1.76 .570 1.59 .420 12.14 .666 10.66 7.94
Low 1.70 .560 1.08 .400 7.85 .454 28.44 -26.42
9t. Ave.1 1.73 1	 .565 1	 1.42 1	 .425 1	 10.97 1	 .617
P-3	 Pre-gettering ( 8750C, 35 min).
igh 1.73 .580 1.54 .420 11.76 .645 7.69 5.05
ow 1.68 .570 1.36 .420 10.39 .596 4.85 - 2.93
Nt. Ave.1 1.70 1	 .575 1	 1.43 1	 .420 1 10.92 1	 .614
P-4	 Intermediate gettering ( 875 0C, 35 min).
igh 1.72 .575 1.55 .435 12.26 .682 5.78 3.65
ow 1.67 .565 1.39 .425 10.74 .626 -7.33 - 4.86
t.	 Ave.1 1.70 1	 .570 1	 1.50 1	 .425 1 11.59 1	 .658
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F;.gure 6 shows the I-V curves from
Batch P-4. The solar cells have undergone an inter-
mediate gettering step at 875°C, 35 minutes. The
low temperature intermediate gettered solar cells have
a significantly higher average efficiency and smaller
average efficiency and fill factor dispersion than
the nongettered control Batch P-1, the high temperature
intermediate gettered Batch P-2, or the low temperature
pregettered Batch P-3. The low temperature interme-
diate gettered solar cells are characterized by very
well defined I-V curves and no low efficiency solar
cells.
The trends depicted in Table 1 suggest
the following preliminary conclusions:
(1) Gettering improves average solar cell
efficiencies.
(2) The best solar cell electrical
performance for the initial test data
takes place with an intermediate
gettering step at a temperature of
875°C for 35 minutes. *
* A thirty-five minute gettering time was utilized for
these preliminary experiments and for all other
gettering experiments performed in this program.
_	 This gettering time was chosen from past experience
with POC1 3 diffusion.
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(3) Low temperature intermediate gettering
produces solar cells with very small
efficiency and fill factor dispersion.
It therefore appears that low temperature
intermediate gettering may lead to batch
to batch reproducibility.
(b) Quality of Silicon Wafer Material
Additional gettering experiments were
performed to evaluate the preliminary conclusions
made in the previous section. Low and fair quality
silicon wafer material was used in the analysis. In
the context of this study, the quality of the silicon
material is defined in terms of the electrical
performance or characteristic I-V curves for a batch
of solar cells. A batch of solar cells is a group of
solar cells processed together under (nearly) identical
conditions.
Low quality silicon wafer material is
characterized by a batch of solar cells with a very
large dispersion in short circuit current and photo-
voltaic energy conversion efficiency. The material
may be (but not necessarily be) characterized by a
large dispersion in fill factor and a moderately
large dispersion in open circuit voltage.
-20-
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Fair quality silicon wafer material is
characterized by a moderate dispersion in short circuit
current and a moderately large dispersion in solar cell
efficiency and may be (but not necessarily be) character-
ized by a moderately large dispersion in fill factor
and a small dispersion in open circuit voltage.
In the following discussion, low quality
silicon wafer material will be designated as "Series A"
and the fair quality silicon wafer material will be
designated as "Series B". Also, the silicon wafer
material designated as "Series P", "Series C" and
"Series D" is fair quality material.
(c) Low Quality Silicon Wafers "Series A"
A gettering study was made on low quality
Czochralski, as cut silicon wafers. Four batches,
which are designated "Series A", each consisting of
twenty-five 1.406 inch (35.7mm) square silicon wafers
were processed with Sensor Technology's two stage
(10%/1$ NaOH) texturizing process sequence, spray-on
dopant junction formation (n.} front surface and p + back
surface), electroless nickel plating step, aluminum
back surface, solder coating step, and no A.R. coating.
These silicon wafers were laserscribed (scribed then
manually broken) from 2.25 inch (64mm) diameter round
i
silicon wafers. The parallel track gridline pattern
for the square solar cells was not optimized.
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Electrical performance data for Batches
A-1 through A-4 were determined from the corresponding
experimental I-V curves presented in Figure 7 through
10 respectively, and are summarized in Table 2.
The batches are differentiated on the basis of the
location of the gettering step with respect tb the
two step texturizing process. Batch A-1 was not
gettered and is the control batch.
The I-V curves for Batch A-2 which was not
gettered but underwent SiO2 removal are shown in
Figure 8. Batch A-2 shows a slight improvement in
average photovoltaic energy conversion efficiency
relative to the control batch. Batch A-2 has a
large efficiency and fill factor dispersion.
Figure 9 shows the I-V curves of
Batch A-3 which was gettered (8750C, 35 min) prior
to texturization. Batch A-3 shows a decrease in
efficiency and fill factor dispersion relative to
the control batch, as well as a relative improvement
in average photovoltaic energy conversion efficiency.
Batch A-4, Figure 10, underwent inter-
mediate gettering (875 0C, 35 min.). Batch A-4 displays,
by far, the narrowest efficiency and fill factor
dispersion of all four batches, as well as the highest
average efficiency.
-22-
.300
VOLTAGh (Volts)
Figure 8: Electrical performance curves for 1.406 inch square
texturized, spray-on doped solar cells with Si0 2 glass
removed, Batch A-2.
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Figure 7: Electrical performance curves for 1.406 inch square
texturized, spray-on doped solar cells, Control Batch A-1.
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Figure 9: Electrical performance for 1.406 inch s quare preriettered
(FOC1 3 , 8750C) spray-on doped solar cells, Batch T.-3.
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Figure 10: Electrical performance curves for 1.406 inch square
intermediate getterec. (rOC1 3 , 8750C) spray-on doped
solar cells, Batch A-4.
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Table 2. Solar cell electrical performance results on the
effect of Bettering and texturizing on low
quality 1.406 inch, square silicon material.
BATCH
	
I sc	 (a) Voc (v) Ipp	 (a) Vpp (v) +1 M FF -a-^'ll (%)
A-1 Solar Cells: 1.406 inch square, texturized (10%, NaOH), texturized
(1% NaOH), spray-on doped (both sides), nickel plated, no A.R.
coating.
High .300 .550 .235 .450 8.30 .640 +56.6 +24.3
Low .200 .520 .105 .450 3.70 .450 -30.2 -12.6
Wt.Ave .245 .535 .150 .450 5.30 .515 -- --
A-2 Solar Cells: 1.406 inch square, texturized (10% NaOH) texturized
(1% NaOH) spray-on doped (both sides, nickel plated, SiO 2 glass
High .290 .550 .235 .450 8.28 .663 +46.3 -18.4
Low .235 .515 .100 .400 3.14 .330 -44.5 -37.7
Wt.Ave .255 .535 .170 .425 5.66 .530 --
A-3
	
Solar Cells: 1.406 inch square, gettered, texturized (10% NaOH),
texturized (1% NaOH), spray-on doped (both sides) Nickel plated,
no A.R.coating.
High .285 .560 .235 .455 8.38 .670 +18.9 +13.6
Low .267 .535 .155 .400 4.85 .430 -31.2 -27.1
Wt.Ave .280 .545 .200 .450 7.05 .590 --
A-4	 Solar Cells: 1.406 inch square, texturized 	 (10% NaOH), gettered,
texturized (1% NaOH), spray-on doped (both sides), nickel plated,
no A. R. coatinci.
High
Low .235 .555 .195 .450 6.90 .680 -11.1 -3.8
Wt.Ave .250 .560 .220 .450 7.76 .707 -- --
-25-
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The effect of SiO anti-reflective coating
in conjunction with intermediate gettering is hhown in
Figure 11 and in Table 3. The lower set of curves in
	 3
the figure correspond to Batch A-4 which had undergone 	 `'Al
an intermediate gettering step at 8750C, but no A.R.
coating. The upper set of curves in the figure
correspond to Batch A-5 which had undergone an inter- 	 h'.
mediate gettering step at 875°C for 35 minutes and SiO
A.R.coating. Although both batches display a narrow
efficiency and fill factor dispersion, the average
efficiency of Batch A-5 with SiO A.R. coating is 21.46%
higher than Batch A-4 without an A.R.coating.
A batch of solar cells, which underwent
a POC1 3 diffusion step instead of the spray-on dopant
junction formation step, was processed and tested for
comparison with the spray-on doped solar cells. Batch
A-6 consisting of twenty-five 1.406 inch (35.7 mm)
square silicon wafers was processed with Sensor
Technology's two stage texturizing process sequence
with no gettering step, POC1 3 diffusion step with no
p+ back surface field, electroless nickel plating,
aluminum back surface, solder and SiO A.R.coating.
The electrical performance of Batch A-6 is shown in
Figure 12 and is summarized in Table 3. The batch
displays a low average efficiency with high efficiency
and fill factor dispersion.
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Figure 11. Electrical performance curves for 1.406 inch square
intermediate gettered (POC13, 875 0C) spray-on dcped
s^lar cells with and without SiO A.R. coatinq,
Batch A-5.
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Table 3. Solar cell electrical performance results on
the effect of gettering, texturizing and
A.R.Coating on low quality 1.406 inch, square
silicon material.
BATCH 2 SC { a } V M Ipp (a)
vpp 
t v) n (1) FF -'1-- C +t } ( 6 )
A - 4 Intermediate gettering, spray-on doped (both sides)
High .260 .565 .23 .465 8.38 .73 + 8.0 + 2.8
Low .235 .555 .195 .45 6.90 .68 -11.1 - 4.2
wt.Ave .250 .560 .22 .45 7.76 .71
A - 5	 intermediate gettering, spray-on doped (both sides),
SiO.A.R. coating
High .330 .570 .300 .450 10.58 .72 + 7.1 + 1.4
Low .295 .555 .255 .450 8.99 .70 - 9.0 - 1.4
wt. Av .	 .315 .563 .280 .450 9.88 .71
A - 6	 No gettering, POC1 3 diffusion, SIO A.R.coating
High .335 .5C5 .265 .460 9.55 .64 +50.6 +39.1
Low .160 .520 .075 .400 2.35 .36 -62.9 -21.7
wt.Ave .320 .545 .180 .450 6.34 .46
-28-
From the proceeding discussion, it is clear
that low temperature intermediate gettering in conjunc-
tion with the Sio2 glass removed and with an A.R. coating (SiO)
applied led to a higher average solar cell efficiency
and lower efficiency and fill factor dispersion than
ungettered or pregettered solar cells. A large
improvement in average solar cell efficiency can be
achieved using low temperature intermediate gettering
for low quality silicon. The electrical performance
of solar cells, which have been texturized and spray-
on doped, but not gettered, is very r 4 milar to the
electrical performance of solar cells which have been
texturized and POC1 3
 diffused but not gettered.
The spray-on doped solar cells, which were processed
with a low temperature gettering step, had significantly
higher average efficiency and small efficiency and fill
factor dispersion than the diffused solar cells which
were processed without a gettering step.
(d) Fair Quality Silicon Wafers "Series B"
A gettering study was made on fair quality
Czochralski, as cut silicon wafers. Four batches which
are designated "Series B", each consisting of twenty-
five three inch (76mm) diameter silicon wafers were
t
processed with the Same Sensor Technology process as
given in Task 4 (a).
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Electrical performance data for Batches	 -#
B-1 through 9-4 were determined from the corresponding
experimental I-V curves presented in Figures 13
through 16 respectively, and are summarized in Table 4.
The batches are differentiated on the basis of the
location of the gettering step with respect to the
two step texturizing process.
Batch B-1 was not gettered and is
the control batch. Figure 13 shows the large
efficiency dispersion of the control cells.
Figure 14 shows the I-V curves from Batch
B-2. The solar cells have undergone an intermediate
gettering step at 8750C for 35 minutes. Batch B-2
has a significantly higher average efficiency and
small efficiency and fill factor dispersion than
the control Batch B-1.
Figure 15 shows the I-V curves from Batch
B-3 which was pregettered at 875 O for 35 minutes. The
average efficiency is Z:.?gher and the efficiency and
fill factor dispersion is smaller than the non-gettered
control Batch B-1. The average efficiency is lower
and the efficiency and fill factor dispersion is
slightly larger than the intermediate gettered Batch
B-2 solar cells.
-30-
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Figure 13: Electrical performance curves for 3 inch diameter textur-
ized solar cells, control Batch B-1.
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Fiqure 15: F.lectcical performance curves for 3 inch diameter pre-
gettered (POC1 3 , 67SOC) solar cells, Batch B-3.
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Fiqure 14: Electrical performance curves for 3 inch diameter
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Batch B-:.	 .- 3 1 _	 -:ettered (POC1 3 , P75 0CI solar cells with Sin A.P. costlnn,
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Table 4. Solar cell electrical performance results on the
effects of gettering and texturizing on good
quality 3 inch diameter round silicon material.
EIsc (A) Loc (V) Ipp (a) VPp (v)	 r1 M FF	 . All AFF
B-1. Controlled Cell, Std. Two Step Tex., Std. POC13 Diff. with Al Back
High	 1.40	 0.580 1.22 0.435 12.82 0.654 16.55 15.14
Low	 1.30	 0.565 0.99 0.365 8.73 0.492 -20.64 -13.38
Wt.Ave	 1.38	 0.580 1.20 0.38 11.00 0.568 -- --
B-2. Intermediate Gettering (with SiO2 glass on surface)
High	 1.43	 0.575 1.26 0.44 13.40 0.680 8.94 5.43
Low	 1.38	 0.555 1.20 0.37 10.71 0.580 -12.93 -10.08
Wt.Ave	 1.40	 0.565 1.24 0.41 12.30 0.645 -- --
B-3. Pre-Bettering (with SiO 2 glass on surface)
High	 1.42	 0.575 1.25 0.420 12.68 0.643 8.10 4.72
Low	 1.37	 0.560 1.10 0.370 9.83 0.531 16.20 -13.52
Wt.Ave.	 1.40	 0.565 1.20 0.405 11.73 0.614 -- --
B-4. Intermediate Gettering with SiO AR Coating
High	 1.46	 0.573 1.30 0.455 14.29 0.712 7.61 3.79
Low	 1.40	 0.555 1.20 0.43 12.46 0.664 -6.17 -3.21
M. Ave. 1	 1.43	 0.565 1.28 0.43 13.28 0.686 -- --
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The effect of SiO anti-reflective coating
in conjunction with intermediate gettering is shown
in Figure 16 and in Table 4. Batch B-4 has the highest
average efficiency and the smallest efficiency and fill
factor dispersions of all four batches. Batch B-5
solar cells with SiO A.R. coating had an increase in
average efficiency of 8.0 percent over Batch B-2
solar cells without an A.R. coating, but with an SiO2
glass surface and had an increase in average efficiency
of 20.7 percent over the control batch B-1 solar cells,
which were texturized without gettering but with an SiO2
glass surface. The highest efficiency obtained was 14.29
percent. The average solar cell efficiency for'
Batch B-4 was 13.28 percent.
From the preceeding discussion, it is clear
that low temperature intermediate gettering in conjunc-
tion with an A.R.coating will lead to higher average
solar cell efficiency and smaller efficiency and fill
factor dispersion than ungettered or pregettered solar
cells. A large improvement in average solar cell
efficiency can be achieved using low temperature
intermediate gettering for fair quality silicon.
-33-
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(e) Gettering Temperature Effects "Series C"
Experiments were performed to study the
effect of gettering temperature on solar cell electrical
performance. Three batches, which are designated
"Series C", each consisting of thirty 3 inch (76mm)
diameter silicon wafers were processed with the same
Sensor Technology process given in Task 4(a) and with
an intermediate gettering step for 35 minutes.
Electrical performance data for Batch C-1
through C-3 were determined from the corresponding
I-V curves presented in Figures 17 through 19
respectively, and are summarized in Table 5. The
batches are differentiated on the basis of the
gettering temperature.
Batch C-1 was gettered at 10500C. From
Figure 17, it is clear that Batch C-1 has very large
efficiency and fill factor dispersions. The
electrical performance of many solar cells were
severely impaired at this gettering temperature.
Batch C-2 was gettered at 9750C. Figure 18
clearly shows that Batch C-2 has a very large efficiency
and fill factor dispersions. However, the average
efficiency of Batch C-2 is higher than Batch C-1.
3
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Figure 17: Flectri r• al perforsance curves for 7 inch dlaseter
intermediate gettered (POC13, 1050°C) Bola. cells,
Batch C-1.
.1n0	 ..	 400	 .ono	 .'.a..	 .eon
VOLTA r:E (Vclts)
Ficure 1B: Electrical perfcrmance curves for ' Inch diaseter inten.edlete
Bettered (POC11, 975°C) solar cells. Batch C-:.
V01TAr.F (Volts)	 VOLTACF (Vol ti)
E'ir)ure 101 Elect rzcel performance curves for 1 inch dlAmetul
	
Fiaure 191 Electrical performance curves fnr 7 inch diameter 	 L _	 intermediate guttered (Pe ll, 8 7 5°CI solar celln.
	
intermediate gettered (rnCll, 9006C) solar cellr,	 5	 Batch 11 - 7.
Batch C-1.
Table 5. Solar cell electrical performance results on the effects
of intermediate gettering temperature on fair quality
3 inch round silicon material.
Batch Isc (a) oc (v) Ipp (a) Vpp (v) *1 ($)	 FF Al
	
($) nFF	 (8)
^t
C-1.	 Intermediate Gettering 1050 0C, 35 min , Std. Two Step Tex., Std
POC13 Diff. Std. Electroless Nickel Plating, Al Back, Solder, no
High	 1.36
	
.585 1.22 .435 12.80 .667 18.63 1.2.27
Low	 1.02	 .520 .50 .380 4.60 .358 -56.02 -38.28
Wt.Ave.
	
1.30	 .575 1.02 .425 10.46 .580 -- --
C-2.	 Intermediate Gettering ( 9750.C, 1 35 min)
High 1.32 .580 1.17 .45 12.70 .688	 14.41 9.03
Low 1.22 .545 .63 .43 6.54 .407	 -41.88 35.50
Wt.Ave.. 1.29 .565 1.07 .43 11.10 .631	 -- --
C-3.	 Intermediate Gettering (900 0C, 35 min)
High 1.34 .585 1.23 .44 13.06 .690 7.58 3.29
Low 1.29 .570 1.03 .43 10.68 .602 -12.03 -9.88
Wt.Ave. 1.31 .575 1.17 .43 1.2.14 .668 -- --
B-2.	 Intermediate Gettering (875 0C , 35 min)
High 1.43 0.57
Low 1.38 0.555 1.20 0.37 10.71 0.580 -12.93 10.08
Wt.Ave. 1.40 0.565 1.24 0.0 12.30 0.645 -- --
-35-
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Batch C-3 was gettered at 900°C and is
t characterized in Figure 19 by a well defined set of
I-V curves.	 However, one I-V curve was low and was
not included in the analysis shown in Table 5.
Batch C-3 has a significantly higher average efficiency
and small efficiency and fill factor dispersions than
Batch C-1 or C-2.
Batch B-2, Figure 14, was gettered at
E 875°C and is included in Table 5 for comparison with
Batches C-1, C-2 and C-3.	 Figure 14 shows a very well
defined set of I-V curves with no low I-V curves
found in this batch of solar cells. 	 Furthermore,
no I-V curves were found to be low in Batches P-4
(Figure 5) , A-4	 (Figure 10) , and A-5	 (Figure 11) .	 The
results, therefore, show that 875°C is the optimum
intermediate gettering temperature within the
temperature range studied in this task.
(f) Low-Cost Recycled Gettering "Series D"
Experiments were performed to investigate
the practicality of recycling exhaust diffusion gasses
to reduce the cost of the gettering step. The
experimental set-up for this task is shown in Figure 20.
ia
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The mode of operation of this recycling system consists
of the transport of exhaust diffusion gasses from the
upper diffusion tube to the lower diffusion tube,
via Teflon Tubing. Prior to entering the lower diffusion
tube, the exhaust diffusion gasses are passed through
a precipitator where particulates such as P 205 are
filtered out. Consequently, the gasses entering the
diffusion tube are contamination free, and capable of
generating phosphosilicate glass on the wafer surface.
The recycling system described above will allow the
diffusion to be performed in conjunction with the gettering
process, i.e., diffusion occurs in the upper tube, and
gettering occurs in the lower tube.
A total of three batch tests, designated
as "Series D" were performed. All processing parameters
were identical in each case with the exception of gettering
temperature. The basic processing sequence utilized
in each batch test is as follows:
(1) isotropic surface etch in HF solution
(3 minutes).
(2) getter for 35 minutes with recycled
POC13.
-39-
(4) POC1 3 diffusion, 45 min, 875°C).
(5) remaining steps are standard solar
cell fabrication processes, with
no A.R.coating.
The solar cells utilized in the recycling
experiments had an active area of 42.6 cm 2 . Batch
D-1 was gettered at 1000°C. Batch D-2 was gettered
at 9250C. Batch D-3 was gettered at 8750C. The I-V
curves for Batches D-1, D-2 and D-3 are presented
in Figure 21, 22 and 23 respectively. The I-V curves
for each batch were analyzed and, relevant electrical
performance characteristics are shown in Table 6.
The results indicated that gettering
with	 3POC1 recycled	 at 925°C in conjunction with
isotropic surface etching in HF yields the narrowest
efficiency dispersion. However, gettering with
recycled POC1 3 at 875°C in conjunction with isotropic
surface etching in HF produced solar cells with the
highest average efficiency 10.4% for the solar cells
processed in this task.
-40-
VC LTACr (Val to 
I flectrical performance cur ves for ) inch diameter
rr.terxxdisto 'lettered lr'K 1 1 , 67soc) solar Cella,
eaten P-:. .	 AM
VOLTAGI: (Volts)
I - Iqure 21 . Electrical performance curves for Aatch n-1 solar cells
which were surface etched and Intermediate gettered at
1000OC with recycled POC1).
. lun	 ,lr,l 	 ,UU,	 ,•,nn	 ,ann
VOL7'Arr (volts)
riqure 221 Electrical 7erfc , rmance curves for batch U-2 solar cells
which were surface etched and intermediate Bettered at
+250C with recycled rOCll.
.Inn
	
	
lun	 .Um	 .^..
V^l.TAr[ 1^o It sl
riqure 11; Electrical performmance curve fnr Patch U-1 solar cells
which were surface etched and intermediate yattered at
875oc with recycled POCI j .	 1
W
. X111'
i
N
H
Table 6. Solar cell electrical performance results showing
the effects of recycled intermediate gettering at 	
=.
various temperatures on fair quality 3 inch diameter
surface etched silicon material.
Batch Inc (a) Voc (v) Ipp (a) Vpp (v) I (6) FF ^^M a	 t
^1 FF
D-1 Intermediate gettered at 10000C (recycled).
High 1.16 .560 1.03 .445 10.76 .710 5.74 2.90
Low 1.11 .550 .94 .43 9.48 .662 -6.79 -4.06
Wt Ave. 1.14 1	 .555 1	 1.02 1	 .425 1 10.18 1	 .690
D-2 Intermediate gettered at 9250C (recycled).
High 1.14 .565 .98 .455 10.47 .690 4.36 2.22
Low 1.11 .555 .92 .440 9.50 .657 -5.24 -2.67
Wt.Aved 1.13 .560 .96 .445 1 10.03 .675
D-3 Intermediate gettered at 8'750C ( recycled).
Iiigh	 1.16	 .565	 1.03	 .450	 10.88	 .710	 4.29	 2.90
Low	 1.13	 .555	 .95	 .430	 9.59	 .650	 -0.02	 -5.80
B-2 Intermediate gettering with texturizing.
High 1.43 .575 1.26 .44 13.40 .680 8.94 5.43
Love 1.38 .555 1.20 .37 10.71 .580 12.93	 410.08
Ave. 1 2 40 .565 1.24 .41 12.30 .645
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NBatch B-2, Figure 14 0 was texturized and
intermediate gettered at 8750C and is included in Table
6 for comparison with the surface etched and intermediate
gettered Batch D-3 solar calls. Both batches of solar
cells are characterized by a well defined set of I-V
curves. The average efficiency,12.3#,of the texturized
gettered batch of solar cells was found to be 18.3
percent higher than the average efficiency, 10.41, of
the isotropic surface etched/gettered solar cells.
This efficiency improvement achieves one of the specific
goals for this wafer surface texturizing study of the
near term implementation of flat plate photovoltaic
cost reduction.
(g) Summary of Texturizing/Gettering Results
A summary of texturizing/gettering batch
test results for fair quality silicon wafer material
is given in Table 7. Included in the table are the
preliminary electrical performance results, "Series P",
with gettering placement and temperature; texturizing/
gettering and A.R.coating effects, "Series B", on
fair quality silicon wafer material (POC1 3 gettering
temperature was held at 8750C for 35 minutes);
intermediate gettering temperature effects, "Series C"
on fair quality silicon wafer material; and recycled
-43-
gettering effect, "Series D", on isotropic surface
etched wafers. A detailed discussion of the general
trends and conclusions is presented in a separate
section of this report.
A summary of the texturizing/gettering/
spray-on doped batch test results "Series A", for
low quality silicon wafer material is given in
Table 8. Included in the table is effects of texturizing,
SiO2 glass removal, gettering placement, and A.R.
coating on spray-on n + and p+ doped solar cells. A
comparison of POC1 3 diffused solar cells and spray-on
doped solar cells is also given in the table. A
discussion of the general trends is presented in
the conclusion section of this report.
1
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P 1 - Control Cells, Texturized, 54.91cm 2 Active Area
P 2 - Intermediate Gettered (1000oC)
P 3 -• Pregettered (8750C)
P 4 - Intermediate Gettered (8750C)
B 1 - Control Cells, Texturized, 41.4cm 2 Active Area
B 2 - Intermediate Gettered (8750C)
B 3 - Pregettered (8750C)
B 4 - Intermediate Gettered (8750C) With Si0
1 - Intermediate Gettered (10500C), 41.4cm2 Active Area
C 2 - Intermediate Gettered (9750C)
C 3 - Intermediate Gettered (9000C)
D 1 - Control Cells, Surface Etched, 42.6cm 2 Active Area
& Intermediate Gettered (10000C)
D 2 - Intermediate Gettered (9250C)
t
	
D 3 - Intermediate Gettered (8750C)
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12
11
10
9
8
7
u 6
H
H 5
w
w
w
4
3
2
1
A5
A4
A3
A6
A2
Al
• Weighted Average
T Data Limits
X
Standard Deviation (±S)
X
BATCH NUMBER
Table 8. Summary of texturizing/gettering/spray-on dopant
batch tests results for low quality silicon wafer
material.
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TEXTURIZING/GETTERING/
SPRAY-ON DOPANT BATCH TESTS
A 1 - Control Cells, Spray-on Doped (n + and p+),
Texturized, 12.75cm Active Area, Nonoptimized
Grid Pattern. Cells Cut Square by Laserscribe
From 2.15 Inch Diameter Solar Cells.
A 2 - SiO2 Glass Removed
A 3 - Pregettered (875oC)
A 4 - Intermediate Gettered (8750C)
A 5 - Intermediate Gettered (875 0C) with SiO
A 6 - Texturized, POC1 3 Diffused with Si0
-48-
i PROCESS/EQUIPMENT COST ANALYSIS
A cos: analysis was performed using the
Solar Array Manufacturing Industry Costing Standards
E
(SAMICS) on the four process steps investigated under
this program.
	 A standard Format A was prepared
according to JPL Document Number 5101-44 Revision
A (10) and JPL Document Number 5101-59(l 1) For the
four process tasks listed below:
(1)	 Low-Cost Wafer Cleaning
(2)	 Two-Stage Texturizing Process
(3)	 Low-Cost Wafer Drying
(4)	 Gettering Process
The process costs for each step were computed
manually according to the SAMICS Workbook, JPL Document
5101-15 (12) The unit prices for the direct material
cost elements were obtained from the Cost Account
Catalog of the SAMIS II computer program (13).
The basic assumptions used to compute the
added cost of each process step are as follows:
(1)	 1986 standard industry, 500M 
Pk per year.
(2)	 Production volume will be 200M47pk
 per year
or 40% of the total market.
-49-
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(3) Cell efficiency after encapsulation
is 13%; cell size is 3 inch diameter
with an effective area of 7.087 in2
(45.6 cm2 ); peak power per cell is
0.593 watts.
(4) Number of cells produced per year
is 338 million.
(5) Initial wafer cost was set equal
to zero. This will allow one to
obtain the cost due exclusively
to the process; the process yield
was set equal to 100 percent.
The cost for each process step was computed
separately and the results are presented in Table 7.
The results show that the total texturizing cost
amounts to 1.26 cents per peak watt and the cost
added by the gettering step is 0.97 cents per peak
watt. In view of the JPL/LSA 1986 price goal of
50 cents per peak watt (in 1975 cents) the wafer
surface preparation cost, including the texturization
and gettering process steps, is an acceptable cost.
The added cost of the recycled gettering step (2%
of the total cell process cost) is more than
justified because at least a 10 percent gain in
average cell efficiency can be achieved with the
inclusion of this process step.
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CONCLUSIONS
The work performed in the silicon wafer
surface texturizing program led to a number of
conclusions which are listed by task below:
LOW-COST WAFER CLEANING
(1) A low-cost silicon wafer cleaning method
was found to be suitable for large scale
production.
(2) The cleaning method used recycled Freon
TMS in an ultrasonic vapor degreaser.
(3) The cost goal was achieved. The cost
for silicon wafer cleaning was found
to be less than 0.7 cents per peak
watt.
LOW-COST WAFER DRYING
(1) A low-cost clean dry air system was
found to be suitable for large scale
production.
(2) A low-cost clean dry air system can
replace a high cost dry nitrogen
system without any adverse effects
on solar cell electrical performance.
The clean air unit acquired in this
project. effectively removed the moisture
-52-
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content of the air and eliminated
oil and dust particles.
(3) Air convection drying was shown not to
be cost effective due to the long drying
time required.
(4) A forced air dry tunnel system was
found to be cost effective at an initial
wafer drying temperature of 80 oC. The
technique is suitable for surface etched
and texturized silicon wafers.
TWO STAGE TEXTURIZING PROCESS
(1) Under laboratory conditions, where the
initial wafer surface characteristics,
i.e. surface contaminants, saw marks
and chips, are controlled, the processing
time for each step in the two-stage
texturizing process (10%/1% NaOH) is
five minutes.
	
.	 (2) In large scale production, where currently
the wafer surface characteristics are not
k
controlled, the processing time was found
	
t	 to be variable and require more than five
minutes. These wafers are typically received
from more than one supplier and have severelyr
contaminated and damaged surfaces.
I
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GETTERING PROCESS
(1) A large improvement in average solar
cell efficiency can be achieved by
utilizing a low temperature gettering
treatment in combination with a two
stage texturizing process sequence.
(2) Intermediate gettering produced the
highest average solar cell batch
efficiency, 13.3% (with SiO) in
production. Intermediate gettering
with POC1 3 is performed between
the two NaOH etching solutions in
the two sL-age texturizing process.
(3) The highest solar cell efficiency achieved
in production was 14.3%.
(4) The optimum intermediate gettering tempera-
ture and time was found to be 8750C for
35 minutes, for the range of temperatures
examined in this program.
(5) Low temperature intermediate gettering
minimized efficiency and fill factor
dispersions.
(6) Gettering improved the quality of
silicon wafer batch material. Quality of
silicon material was defined in terms of
the characteristic I-V curves for a batch
of solar cells.
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(7) The gettering effect was more pronounced
on low quality silicon wafer material than
on fair quality silicon wafer material.
(8) The electrical performance of texturized,
spray-on doped solar cells is very similar
to the electrical performance of texturized,
POC1 3 diffused solar cells.
(9) Low temperature gettering improved the
electrical performance of spray-on doped
solar cells.
(10) Low temperature gettered, spray-on doped
solar cells had significantly higher
average efficiency, and smaller efficiency
and fill factor dispersion than ungettered,
POC1 3 diffused solar cells.
(11) Low temperature intermediate gettering
with the SiO2 glass removed and an A.R.
coating (SiO) applied led to a higher
average solar cell efficiency and lower
efficiency and fill factor dispersion
than ungettered or pregettered solar
cells.
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(12) An 8.0% average batch efficiency improvement
was observed with intermediate gettered
and Si0 A.R.coated solar cells over inter-
mediate gettered solar cells with S1O2 glass,
(13) An 11.8% average batch efficiency
improvement was observed for intermediate
gettered solar cells over texturized (no
gettering) solar cells.
(14) Recycled gettering was found to be feasible
and cost effective.
(15) The average production efficiency 12.3%
(without an A.R.coating) of the texturized/
gettered batch of solar cells was found to
be 18.3% higher than the average efficiency,
10.4% of the isotropic surface etched/gettered
batch of solar cells.
(16) The efficiency goal was achieved for the
wafer surface texturizing study for the near
term implementation of flat plate photovoltaic
cost reduction.
PROCESS/EQUIPMENT COST ANALYSIS
(1) The texturizing process cost including
cleaning, drying, and texturizing amounted
to 1.26 cents per peak watt (1975 cents).
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(2) The recycled gettering cost was found to be
0.97 cents per peak watt.
(3) The wafer surface preparation cost including
the texturizing process and gettering process
steps was found to be in line with the 1986
DOE/JPL Low-Cost Solar Array project goal
(in 1975 cents) of 50 cents per peak watt.
1	
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In large scale production, where currently
the wafer surface characteristics are not controlled, the
processing time was found to be variable and to require
more than five minutes for each etching step. These
wafers are typically received from more than one supplier
and may have surfaces which are severely contaminated and
damaged. An optimum etching time for a given characteristic
batch of silicon wafers was beyond the scope of this
program. It is recommended that an analysis of as-cut
silicon wafer surface characteristics versus etching time
be made in large scale production.
The texturizing/gettering data in this program
was examined primarily to determine general trends and
process characteristics which are applicable for near term
implementation in large scale production. An in-depth
qualitative lnalysis for cause and effect was not performed
in this program. it is recommended that for example, SEM
1	
surface analysis of the texturized/gettered surface be
made, bulk and surface resistivity be measured, lifetime
measurements be made, and solar cell spectral response be
investigated for solar cells fabricated using the texturizing/
gettering process steps.
PW-
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